

SSL21082AT
Mains dimmable LED driver IC
Rev. 6 - 3 October 2013
Product data sheet

## 1. General description

The SSL21082AT is a high-voltage Integrated Circuit (IC) for driving retrofit LED lamps in general lighting applications. It enables the implementation of a very compact low-cost system solution. The IC has an integrated internal HV switch and work as Boundary Conduction Mode (BCM) buck converter.

The SSL21082AT is supplied by a start-up bleeder resistor, a dV/dt supply using capacitive coupling from the drain or any other auxiliary supply. The IC supply current is low. An internal clamp limits the supply voltage.

The IC has an accurate output current control and can be operated using Pulse-Width Modulation (PWM) dimming. In addition, several protection features are available such as easy external temperature feedback.

The main benefits of this IC include:

- Small Printed-Circuit Board (PCB) footprint and compact solution
- High efficiency (up to $90 \%$ ) for non-dimmable high power factor solutions
- High power factor (>0.9)
- Ease of integration and many protection features
- Low electronic Bill Of Material (BOM)
- Mains phase-cut dimmable using external components
- Highly flexible IC for use in buck, buck/boost modes
- Single inductor used for non-isolated configurations because of internal demagnetization detection and dV/dt supply

The IC is designed to start up directly from the HV supply using an internal high-voltage current source. An internal clamp limits the supply voltage.

## 2. Features and benefits

- LED driver IC for driving strings of LEDs or high-voltage LED modules from a rectified mains supply
- Power-efficient boundary conduction mode operation with:
- No reverse recovery losses in freewheel diode
- Zero-Current Switching (ZCS) for switch turn-on
- Zero-voltage or valley switching for switch turn-off
- Minimal required inductance value and size
- Fast transient response through cycle-by-cycle current control:
- No overshoot or undershoot in the LED current
- Simple high input power factor solution (> 0.9)
- Internal protection features:
- UnderVoltage LockOut (UVLO)
- Leading-Edge Blanking (LEB)
- OverCurrent Protection (OCP)
- Internal OverTemperature Protection (OTP)
- Brownout protection
- Output Short Protection (OSP)
- Mains phase cut dimmable LED driver solution:
- Supports both leading-edge and trailing-edge dimmers
- Easy external temperature protection with a single NTC
- Open output protection using external components
- Compatible with wall switches with built-in indication light during standby

■ IC lifetime easily matches or surpasses LED lamp lifetime

- Input current distributed evenly over the phase, reducing required output capacitor size and bleeder dissipation


## 3. Applications

The SSL21082AT is intended for mains dimmable compact LED lamps for single mains input voltages. Mains input voltages include 100 V (AC) and 120 V (AC).

## 4. Quick reference data

Table 1. Quick reference data

| Symbol | Parameter | Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | supply voltage | operating range | [1] 8 | - | 16 | V |
| $\mathrm{R}_{\text {DSon }}$ | drain-source on-state resistance | $\mathrm{T}_{\mathrm{j}}=25^{\circ} \mathrm{C}$ | 2.05 | 2.3 | 2.55 | $\Omega$ |
|  |  | $\mathrm{T}_{\mathrm{j}}=125^{\circ} \mathrm{C}$ | 3.05 | 3.45 | 3.85 | $\Omega$ |
| $\mathrm{I}_{\text {DRAIN }}$ | current on pin DRAIN |  | -2 | - | +2 | A |
| $V_{\text {dRAIN }}$ | voltage on pin DRAIN |  | -0.4 | - | +300 | V |
| $\mathrm{f}_{\text {conv }}$ | conversion frequency |  | - | 100 | - | kHz |

[1] An internal clamp sets the supply voltage. The current into the VCC pin must not exceed the maximum $I_{D D}$ value (see Table 4).

## 5. Ordering information

Table 2. Ordering information

| Type number | Package |  |  |  |
| :--- | :--- | :--- | :--- | :--- |
|  | Name | Description | Version |  |
|  | SSL21082AT | SO12 | plastic small package outline body; 12 leads; body width <br>  | SOT1196-1 |

## 6. Block diagram



Fig 1. SSL21082AT block diagram

## 7. Pinning information

### 7.1 Pinning



Fig 2. SSL21082AT pin configuration

### 7.2 Pin description

Table 3. Pin description

| Symbol | Pin | Description |
| :--- | :--- | :--- |
| HV | 1 | high-voltage supply pin |
| GND | $2,6,7,10,11$ | ground |
| SOURCE | 3 | low-side external switch |
| VCC | 4 | supply voltage |
| NTC | 5 | temperature protection input |
| TONMOD | 8 | on-time modulation input |
| DVDT | 9 | AC supply pin |
| DRAIN | 12 | high-side external switch |

## 8. Functional description

### 8.1 Introduction

The SSL21082AT is a controller IC solution for small form factor mains phase-cut dimmable LED lamps in isolated and non-isolated applications.

### 8.2 Converter operation

The converter in the SSL21082AT is a Boundary Conduction Mode (BCM), peak current controlled system. See Figure 3 for the basic application diagram. See Figure 4 for relevant the waveforms.

This converter type operates at the boundary between continuous and discontinuous mode. Energy is stored in inductor L each period that the switch is on. The inductor current $I_{L}$ is zero when the MOSFET is switched on. The amplitude of the current build-up in $L$ is proportional to the voltage drop over the inductor and the time that the MOSFET switch is on. When the MOSFET is switched off, the energy in the inductor is released towards the output. The current then falls at a rate proportional to the value of $\mathrm{V}_{\mathrm{O}}$. The LED current $\mathrm{I}_{\text {LED }}$ depends on the peak current through the inductor (SSL21082AT controlled) and on the dimmer angle while it is optimized for a high-power factor. A new cycle is started once the inductor current $I_{L}$ is zero. This quasi-resonant operation results in higher efficiency.


Fig 3. SSL21082AT basic application diagram

### 8.3 Valley detection

A new cycle is started when the primary switch is switched on (see Figure 4). In the following sections, "on" represents the conductive state and off the non-conductive state.

Following time $t_{1}$, when the peak current is detected on the SOURCE pin, the switch is turned off and the secondary stroke starts at $t_{2}$. When the secondary stroke is completed with the coil current at $t_{3}$ equaling zero, the drain voltage starts to oscillate at approximately the $\mathrm{V}_{\mathrm{i}}-\mathrm{V}_{\mathrm{O}}$ level. The peak-to-peak amplitude equals $2 \times \mathrm{V}_{\mathrm{O}}$. In a tapped buck topology, this amplitude is multiplied by the ratio of the windings.

A special feature, called valley detection is an integrated part of the SSL21082AT circuitry. Dedicated built-in circuitry connected to the DRAIN pin, senses when the voltage on the drain of the switch reaches its lowest value. The next cycle is then started at $t_{00}$ and as a result the capacitive switching losses are reduced. If both the frequency of the oscillations and the voltage swing are within the range specified ( $f_{\text {ring }}$ and $\Delta \mathrm{V}_{\mathrm{vrec}(\mathrm{min})}$ ) for detection, a valley is detected and accepted. If a valid valley is not detected, the secondary stroke is continued until the maximum off-time $\left(\mathrm{t}_{\text {off }}(\mathrm{high})\right.$ ) is reached. Then the next cycle is started.


Fig 4. Waveforms and valley detection

### 8.4 Protective features

The IC has the following protective features:

- UnderVoltage LockOut (UVLO)
- Leading-Edge Blanking (LEB)
- OverCurrent Protection (OCP)
- Internal OverTemperature Protection (OTP)
- Brownout protection
- LED OverTemperature Control (OTC) and overtemperature protection
- An optional output OverVoltage Protection (OVP) circuit is implemented using external components and the NTC pin.
- Output Short Protection (OSP)

The internal OTP and LED overtemperature protections are safe-restart protections. The $I C$ halts, causing $\mathrm{V}_{\mathrm{CC}}$ to drop below $\mathrm{V}_{\mathrm{CC}(\text { stop })}$ and triggers a start-up. When $\mathrm{V}_{\mathrm{CC}}$ drops to below $\mathrm{V}_{\mathrm{CC}(\text { rst })}$, the IC resets the latch protection mode. If $\mathrm{V}_{\mathrm{CC}}$ drops to below $\mathrm{V}_{\mathrm{CC}(\text { stop) }}$, the IC halts. Switching starts only when no fault condition exists.

### 8.4.1 UnderVoltage LockOut (UVLO)

When the voltage on the VCC pin $<\mathrm{V}_{\mathrm{CC}(\text { (stop) }}$, the IC stops switching. An attempt is then made to restart by supplying $\mathrm{V}_{\mathrm{Cc}}$ from the HV pin voltage.

### 8.4.2 Leading-Edge Blanking (LEB)

To prevent false detection of the overcurrent, a blanking time following switch-on is implemented. When the MOSFET switch switches on there can be a short current spike due to capacitive discharge of voltage over the drain and source and the charging of the gate to source capacitance. During the LEB time ( $\mathrm{t}_{\mathrm{leb}}$ ), the spike is disregarded.

### 8.4.3 OverCurrent Protection (OCP)

The SSL21082AT contains a highly accurate peak current detector. It triggers when the voltage on the SOURCE pin reaches the peak level $\mathrm{V}_{\mathrm{th}(\mathrm{ocp}) \text { SOURCE. }}$. The current through the switch is sensed using a resistor connected to the SOURCE pin. The sense circuit is activated following LEB time $\mathrm{t}_{\text {leb }}$. As the LED current is half the peak current (by design), it automatically provides protection for maximum LED current during operation. There is a propagation delay $\left(\mathrm{t}_{\mathrm{d}(\text { ocp-swoff })}\right)$ between the overcurrent detection and the actual switching off of the switch. Due to the delay, the actual peak current is slightly higher than the OCP level set by the resistor in series to the SOURCE pin.

### 8.4.4 OverTemperature Protection (OTP)

When the internal OTP function is triggered at a certain IC temperature ( $\mathrm{T}_{\text {th(act)otp) }}$ ), the converter stops operating. The OTP safe-restart protection and the IC restart with switching resuming when the IC temperature drops below $T_{\text {th(rel)otp }}$.

### 8.4.5 Brownout protection

Brownout protection is designed to limit the lamp power when the input voltage drops close to the output voltage level. The input power must remain constant. The input current would otherwise increase to a level that is too large for the input circuitry. In the SSL21082AT, there is a maximum limit on the on-time of switch $\mathrm{t}_{\mathrm{on}(\text { high })}$.

In buck mode, the rate of current rise in the coil during the on-phase is proportional to the difference between input voltage and output voltage. Therefore, the peak current cannot be reached before $t_{\text {on(high) }}$ and as a result the average output current to the LEDs is reduced.

### 8.4.6 $\mathrm{t}_{\text {on }}$ control

The $\mathrm{t}_{\mathrm{on}(\mathrm{high})}$ can be lowered by connecting a capacitor to the TONMOD pin. The external capacitor is charged during the primary stroke with $\mathrm{I}_{\text {offset(TONMOD). If }}$ the $\mathrm{V}_{\text {th(TONMOD) }}$ level is reached before the $t_{\text {on(high) }}$ time, the switch is turned off and the secondary stroke starts. When a capacitor is not connected to the pin, $\mathrm{V}_{\mathrm{th}(\text { TONMOD }}$ is reached quickly, shorter than the minimum limit of $1 \mu \mathrm{~s}$. In this case or when the TONMOD pin is grounded, the internal time constant, $\mathrm{t}_{\mathrm{on}(\mathrm{high})}$ determines the maximum on-time. This function is used to control the converter operation over the mains cycle which enables the design of a mains dimmable driver.

### 8.4.7 Output Short-circuit Protection (OSP)

During the secondary stroke (switch-off time), if a valley is not detected within the off-time limit ( $\mathrm{t}_{\text {off(high) }}$ ), then typically the output voltage is less than the minimum limit allowed in the application. This condition can occur either during starting up or due to a short-circuit. A timer $t_{\text {det(sc) }}$ is started when $t_{\text {off(high) }}$ is detected. Timer $t_{\text {det(sc) }}$ is reset when a valid valley detection occurs in one of the subsequent cycles or when $\mathrm{V}_{\mathrm{CC}}$ drops below $\mathrm{V}_{\mathrm{CC}}$ (stop).

The timer can also be reset if the maximum limit on the on-time of the switch $\left(\mathrm{t}_{\mathrm{on}(\mathrm{high})}\right)$ is reached, which is usually the case at start-up (brownout protection). If no valley is detected and ( $\left.\mathrm{t}_{\mathrm{on}(\mathrm{high})}\right)$ is not reached before $\mathrm{t}_{\text {det(sc) }}$, then it is concluded that a real short-circuit exists. The IC enters latched protection. If $\mathrm{V}_{\mathrm{Cc}}$ drops to below $\mathrm{V}_{\mathrm{CC}}$ (rst), the IC resets the latched protection mode (see Figure 5). During PWM dimming, the OSP timer is paused during the off cycle.


Fig 5. OSP logic diagram
The value of $t_{\text {on(high) }}$ depends on the capacitor connected to the TONMOD pin. An open or shorted TONMOD pin sets $\mathrm{t}_{\mathrm{on}(\text { high })}$ to $15 \mu \mathrm{~s}$ (see Section 8.4.6 and Table 6).

### 8.5 VCC supply

The SSL21082AT can be supplied using three methods:

- Under normal operation, the voltage swing on the DVDT pin is internally rectified to provide current on the VCC pin
- At start-up, there is an internal current source connected to the HV pin. The current source provides internal power until either the dV/dt supply or an external current on the VCC pin provides the supply.
- Using an auxiliary winding, the voltage can be rectified and connected to the VCC pin via a series resistor.

The IC starts up when the voltage at the VCC pin exceeds $\mathrm{V}_{\mathrm{CC}}$ (startup). The IC locks out (stops switching) when the voltage on the VCC pin $<\mathrm{V}_{\mathrm{CC}(\text { stop) }}$. The hysteresis between the start and stop levels allows the IC to be supplied by a buffer capacitor until the external supply is stable. The SSL21082AT has an internal $\mathrm{V}_{\mathrm{Cc}}$ clamp, which is an internal active Zener (or shunt regulator). This internal active Zener limits the voltage on the supply VCC pin to the maximum value of $\mathrm{V}_{\mathrm{cc}}$. If the maximum current of the supply minus the current consumption of the IC (determined by the load on the gate drivers), is lower than the maximum value of $I_{D D}$, an external Zener diode is not required in the supply circuit.

### 8.5.1 VCC regulator

During supply dips, the input voltage can drop too low to supply the required IC current. Under these conditions, if the VCC voltage drops lower than the $\mathrm{V}_{\mathrm{CC}}$ (swon)reg level, a second regulator is started. Its function is to fill in the required supply current which the external supply does not deliver. It prevents that the IC goes into UVLO. When the VCC voltage exceeds $\mathrm{V}_{\mathrm{CC}}$ (swon)reg level, the regulator is turned off.

### 8.6 DVDT pin supply (dV/dt)

The DVDT pin is connected to an internal single-sided rectification stage. When an alternating voltage with sufficient amplitude is supplied to this pin, the IC can be powered without another external power connection. This provides a compact and effective solution without introducing high power losses and without requiring an additional inductor winding.

### 8.7 NTC functionality and PWM dimming

The NTC pin can be used as a control method for LED thermal protection. Alternatively, the pin can be used as an input to disable/enable light output using a digital signal (PWM dimming). The pin has an internal current source that generates the current of $\mathrm{I}_{\text {offset(NTC) }}$. An NTC resistor to monitor the LED temperature can be directly connected to the NTC pin. Depending on the resistance value and the corresponding voltage on the NTC pin, the converter reacts as shown in Figure 6.

During start-up, before $\mathrm{V}_{\mathrm{Cc}}$ reaches $\mathrm{V}_{\mathrm{CC}(\text { (startup) }}$ the voltage on the NTC pin must be less than the minimum value of $V_{\text {act(tmr)NTC. This }}$ is valid when the voltage on the NTC pin is derived from the $\mathrm{V}_{\mathrm{Cc}}$ using a resistive divider and a PTC in series with the resistor between pins VCC and NTC.

If an NTC resistor is connected between the NTC pin and ground, the voltage on the NTC pin is 0 V when $\mathrm{V}_{\mathrm{CC}}$ reaches $\mathrm{V}_{\mathrm{CC}}$ (startup).


When the voltage on the NTC pin exceeds $\mathrm{V}_{\text {th(high)NTC }}$ (see Figure 6 (4)), the converter delivers nominal output current. When the voltage is lower than this level, the peak current is gradually reduced until $\mathrm{V}_{\text {th(low)NTC }}$ is reached (see Figure 6 (3)). The peak current is now half the peak current of nominal operation. When $V_{\text {act(tmr)NTC }}$ is passed (see Figure 6 (2)) a timer starts to run to distinguish between the following situations:

- If the low-level $\mathrm{V}_{\text {deact(mr)NTC }}$ is not reached within time $\mathrm{t}_{\mathrm{to}(\mathrm{deact)NTC}}$ (see Figure 6 (1)) LED overtemperature is detected. The IC stops switching and attempts to restart from the HV pin voltage. The converter restarts from an NTC protection shutdown when the voltage on the NTC pin exceeds $\mathrm{V}_{\text {th(high)NTC }}$ (see Figure 6 (4)). It is assumed that the reduction in peak current does not result in a lower NTC temperature and LED OTP is activated.
- If the low-level $V_{\text {deact(tmr)NTC }}$ is reached within the time $t_{t o(d e a c t) N T C ~}$ (see Figure 6 (1)) it is assumed that the pin is pulled down externally. The restart function is not triggered. Instead, the output current is reduced to zero. PWM dimming can be implemented this way. The output current rises again when the voltage is higher than $\mathrm{V}_{\text {th(low)NTC }}$.


### 8.7.1 Soft-start function

The NTC pin can be used to make a soft start function. During switch-on, the level on the NTC pin is low. By connecting a capacitor (in parallel with the NTC resistor), a time constant can be defined. The time constant causes the level on the NTC pin to increase slowly. When passing level $\mathrm{V}_{\text {th(low)NTC }}$ (see Figure 6 (3)), the convertor starts with half of the maximum current. The output current slowly increases to maximum when $\mathrm{V}_{\text {th(high)NTC }}$ (see Figure 6 (4)) is reached.

### 8.8 Heat sink

In SSL21082AT applications, the PCB copper acts as the heat sink. The IC has thermal leads (GND pins 2, 6, 10 and 11) for enhanced heat transfer from die to the PCB copper heat sink. The thermal lead connection can drastically reduce thermal resistance.
Equation 1 shows the relationship between the maximum allowable power dissipation and the thermal resistance from junction to ambient.

$$
\begin{equation*}
R_{t h(j-a)}=\frac{\left(T_{j(\max )}-T_{a m b}\right)}{P} \tag{1}
\end{equation*}
$$

Where:
$R_{\text {th }(j-a)}=$ thermal resistance from junction to ambient
$\mathrm{T}_{\mathrm{j}(\max )}=$ maximum junction temperature
$\mathrm{T}_{\mathrm{amb}}=$ ambient temperature
$P=$ Power dissipation
9. Limiting values

Table 4. Limiting values
In accordance with the Absolute Maximum Rating System (IEC 60134).

| Symbol | Parameter | Conditions | Min | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| General |  |  |  |  |  |
| SR | slew rate | on pin DRAIN | -5 | +5 | V/ns |
| $\mathrm{P}_{\text {tot }}$ | total power dissipation | SO12 package | - | 1 | W |
| $\mathrm{T}_{\text {amb }}$ | ambient temperature |  | -40 | +125 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\mathrm{j}}$ | junction temperature |  | -40 | +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {stg }}$ | storage temperature |  | -55 | +150 | ${ }^{\circ} \mathrm{C}$ |
| Voltages |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{CC}}$ | supply voltage | continuous | [1] -0.4 | +20 | V |
| $V_{\text {DRAIN }}$ | voltage on pin DRAIN |  | -0.4 | +300 | V |
| $\mathrm{V}_{\mathrm{HV}}$ | voltage on pin HV | current limited | -0.4 | +600 | V |
| $\mathrm{V}_{\text {SOURCE }}$ | voltage on pin SOURCE | current limited | -0.4 | +5.2 | V |
| $\mathrm{V}_{\text {NTC }}$ | voltage on pin NTC | current limited | -0.4 | +5.2 | V |
| $\mathrm{V}_{\text {TONMOD }}$ | voltage on pin TONMOD | current limited | -0.4 | +5.2 | V |
| Currents |  |  |  |  |  |
| $\mathrm{I}_{\mathrm{DD}}$ | supply current | on pin VCC | [2] - | 20 | mA |
| $\mathrm{I}_{\text {DRAIN }}$ | current on pin DRAIN |  | -2 | +2 | A |
| Isource | current on pin SOURCE |  | -2 | +2 | A |
| I DVTD | current on pin DVDT | duration $20 \mu \mathrm{~s}$ maximum | - | 1.3 | A |
| Electrostatic discharge |  |  |  |  |  |
| $\mathrm{V}_{\text {ESD }}$ | electrostatic discharge voltage | human body model; pins DRAIN and HV | -1 | +1 | kV |
|  |  | human body model; all other pins | [3] -2 | +2 | kV |
|  |  | charged device | [4] -500 | +500 | V |

[1] The current flowing into the VCC pin must not exceed the maximum $I_{D D}$ value.
[2] An internal clamp sets the supply voltage.
[3] Human body model: equivalent to discharging a 100 pF capacitor through a $1.5 \mathrm{k} \Omega$ series resistor.
[4] Charged device model: equivalent to charging the IC up to 1 kV and the subsequent discharging of each pin down to 0 V over a $1 \Omega$ resistor.

## 10. Thermal characteristics

Table 5. Thermal characteristics

| Symbol | Parameter | Conditions | Typ | Unit |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{R}_{\mathrm{th}(\mathrm{j}-\mathrm{a})}$ | thermal resistance from junction to ambient | in free air; PCB: $2 \mathrm{~cm} \times 3 \mathrm{~cm}$; 2-layer; $35 \mu \mathrm{~m}$ Cu per layer | 121 | K/W |
|  |  | in free air; PCB: JEDEC 2s2p | 53 | K/W |
| $\Psi_{j \text {-top }}$ | thermal characterization parameter from junction to top of package | top package temperature measured at the warmest point on top of the case | 3.4 | K/W |

## 11. Characteristics

Table 6. Characteristics
Values specified at $T_{\text {amb }}=25^{\circ} \mathrm{C}$ unless otherwise specified; all voltages are measured with respect to ground; currents are positive when flowing into the IC.

| Symbol | Parameter | Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{f}_{\text {conv }}$ | conversion frequency |  | - | 100 | - | kHz |
| High-voltage |  |  |  |  |  |  |
| $l_{\text {leak(DRAIN) }}$ | leakage current on pin DRAIN | $\mathrm{V}_{\text {DRAIN }}=300 \mathrm{~V}$ | - | - | 10 | $\mu \mathrm{A}$ |
| $l_{\text {leak(HV) }}$ | leakage current on pin HV | $\mathrm{V}_{\mathrm{HV}}=300 \mathrm{~V}$ | - | - | 30 | $\mu \mathrm{A}$ |
| Supply |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{CC}}$ | supply voltage | operating range | [1] 8 | - | 16 | V |
| $\mathrm{V}_{\mathrm{CC} \text { (startup) }}$ | start-up supply voltage |  | 11 | 12 | 13 | V |
| $\mathrm{V}_{\mathrm{CC}}$ (stop) | stop supply voltage |  | 8 | 9 | 10 | V |
| $\mathrm{V}_{\mathrm{CC}}$ (hys) | hysteresis of supply voltage | between $\mathrm{V}_{\mathrm{CC} \text { (startup) }}$ and $\mathrm{V}_{\mathrm{CC} \text { (stop) }}$ | 2 | - | 4.5 | V |
| $\mathrm{V}_{\mathrm{CC}(\text { rst) }}$ | reset supply voltage |  | 4.5 | 5 | 5.5 | V |
| $\mathrm{V}_{\text {cC(swon) }}$ reg | regulator switch-on supply voltage |  | 8.75 | 9.25 | 9.75 | V |
| $V_{C C}$ (swoff)reg | regulator switch-off supply voltage |  | 9.5 | 10 | 10.5 | V |
| $\mathrm{V}_{\mathrm{CC}}$ (reg)hys | regulator supply voltage hysteresis | $V_{C C}$ (swoff)reg $-V_{C C}$ (swon)reg | 0.3 | - | - | V |
| $\mathrm{V}_{\mathrm{CC} \text { (regswon-stop) }}$ | supply voltage difference between regulator switch-on and stop | $V_{C C}$ (swon)reg $-V_{C C}$ (stop) | 0.3 | - | - | V |
| Consumption |  |  |  |  |  |  |
| $\mathrm{I}_{\text {stb ( }}^{\text {HV) }}$ ) | standby current on pin HV | during start-up or in protection; $V_{\mathrm{HV}}=100 \mathrm{~V}$ | 300 | 350 | 400 | $\mu \mathrm{A}$ |
| $\mathrm{ICC}(\mathrm{INT})$ | internal supply current | normal operation | - | 1.3 | - | mA |
| Capability |  |  |  |  |  |  |
| $\mathrm{I}_{\text {sup(high)HV}}$ | high supply current on pin HV | $\begin{aligned} & \text { Standby: } \mathrm{V}_{\mathrm{HV}}=40 \mathrm{~V} \text {; } \\ & \mathrm{V}_{\mathrm{CC}}<\mathrm{V}_{\mathrm{CC}} \text { (stop) } \end{aligned}$ | 1 | 1.3 | 1.6 | mA |
|  |  | Regulator on: $\mathrm{V}_{\mathrm{HV}}=40 \mathrm{~V}$; <br> $\mathrm{V}_{\mathrm{CC}}<\mathrm{V}_{\mathrm{CC}(\text { swon }) \text { reg }}$ after start-up | 2 | 2.3 | 2.6 | mA |

Table 6. Characteristics ...continued
Values specified at $T_{a m b}=25^{\circ}$ C unless otherwise specified; all voltages are measured with respect to ground; currents are positive when flowing into the IC.

| Symbol | Parameter | Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Current protection |  |  |  |  |  |  |
| $\mathrm{V}_{\text {th(ocp) SOURCE }}$ | overcurrent protection threshold voltage on pin SOURCE | $\Delta \mathrm{V} / \Delta \mathrm{t}=0.1 \mathrm{~V} / \mu \mathrm{s}$ | 480 | 500 | 520 | mV |
|  |  | $\Delta \mathrm{V} / \Delta \mathrm{t}=0.1 \mathrm{~V} / \mu \mathrm{s} ; \mathrm{V}_{\mathrm{NTC}}=0.325 \mathrm{~V}$ | 230 | 250 | 270 | mV |
| $\mathrm{t}_{\mathrm{d} \text { (ocp-swoff) }}$ | delay time from overcurrent protection to switch-off | $\Delta \mathrm{V} / \Delta \mathrm{t}=0.1 \mathrm{~V} / \mu \mathrm{s}$ | - | 75 | 100 | ns |
| $t_{\text {leb }}$ | leading edge blanking time | overcurrent protection | 260 | 300 | 340 | ns |
| Valley detection |  |  |  |  |  |  |
| $(\Delta \mathrm{V} / \Delta \mathrm{t})_{\text {vrec }}$ | valley recognition voltage change with time | on pin DRAIN | -30 | -20 | -10 | V/us |
| $\mathrm{f}_{\text {ring }}$ | ringing frequency |  | [2] 200 | 550 | 1000 | kHz |
| $\Delta \mathrm{V}_{\text {vrec(min) }}$ | minimum valley recognition voltage difference | voltage drop on pin DRAIN | 15 | 20 | 25 | V |
| $\mathrm{t}_{\mathrm{d} \text { (vrec-swon) }}$ | valley recognition to switch-on delay time |  | - | 100 | - | ns |
| Brownout detection |  |  |  |  |  |  |
| $\mathrm{V}_{\text {th(TONMOD }}$ | threshold voltage on pin TONMOD |  | 3.75 | 4 | 4.25 | V |
| $\mathrm{I}_{\text {offset(TONMOD }}$ | offset current on pin TONMOD |  | -37 | -43 | -48 | $\mu \mathrm{A}$ |
| $\mathrm{t}_{\text {on(high) }}$ | high on-time |  | 12.5 | 15 | 17.5 | $\mu \mathrm{s}$ |
| MOSFET output stage |  |  |  |  |  |  |
| $\mathrm{V}_{\text {BR(DRAIN }}$ | breakdown voltage on pin DRAIN | $\mathrm{T}_{\mathrm{j}}>0^{\circ} \mathrm{C}$ | 300 | - | - | V |
| $\mathrm{R}_{\text {DSon }}$ | drain-source on-state resistance | $\mathrm{T}_{\mathrm{j}}=25^{\circ} \mathrm{C}$ | 2.05 | 2.3 | 2.55 | $\Omega$ |
|  |  | $\mathrm{T}_{\mathrm{j}}=125^{\circ} \mathrm{C}$ | 3.05 | 3.45 | 3.85 | $\Omega$ |
| $\left.(\mathrm{dV} / \mathrm{dt})_{f(\text { (DRAIN }}\right)$ | fall rate of change of voltage on pin DRAIN | $\begin{aligned} & \mathrm{C}_{\text {DRAIN }}=150 \mathrm{pF} ; \\ & \mathrm{R}_{\text {SOURCE }}=2.2 \Omega \end{aligned}$ | - | 1.2 | - | V/ns |

## NTC functionality

| $V_{\text {th(high)NTC }}$ | high threshold voltage on pin NTC | 0.47 | 0.5 | 0.53 | V |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {th(low)NTC }}$ | low threshold voltage on pin NTC | 0.325 | 0.35 | 0.375 | V |
| Vact(tmr)NTC | timer activation voltage on pin NTC | 0.26 | 0.3 | 0.325 | V |
| $V_{\text {deact(tmr)NTC }}$ | timer deactivation voltage on pin NTC | 0.17 | 0.2 | 0.23 | V |
| $\mathrm{t}_{\text {to(deact) }}$ NTC | deactivation time-out time on pin NTC | 33 | 46 | 59 | $\mu \mathrm{s}$ |
| $\mathrm{I}_{\text {offset(NTC) }}$ | offset current on pin NTC | - | -47 | - | $\mu \mathrm{A}$ |
| Temperature protection |  |  |  |  |  |
| $\mathrm{T}_{\text {th(act)otp }}$ | overtemperature protection activation threshold temperature | 160 | 170 | 180 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {th(rel)otp }}$ | overtemperature protection release threshold temperature | 90 | 100 | 110 | ${ }^{\circ} \mathrm{C}$ |

[1] An internal clamp sets the supply voltage. The current into the VCC pin must not exceed the maximum I ${ }_{D D}$ value (see Table 4).
[2] This parameter is not tested during production. It is guaranteed by design.

## 12. Package outline

SO12: plastic small outline package; 12 leads; body width 3.9 mm


Fig 7. Package outline SOT1196-1 (SO12)

## 13. Abbreviations

| Table 7. | Abbreviations |
| :--- | :--- |
| Acronym | Description |
| BCM | Boundary Conduction Mode |
| LEB | Leading-Edge Blanking |
| LED | Light Emitting Diode |
| MOSFET | Metal-Oxide Semiconductor Field-Effect Transistor |
| OCP | OverCurrent Protection |
| OTP | OverTemperature Protection |
| PCB | Printed-Circuit Board |
| PWM | Pulse-Width Modulation |
| TVS | Transient Voltage Suppression |
| UVLO | UnderVoltage LockOut |
| ZCS | Zero-Current Switching |

## 14. References

[1] AN11041 - SSL21081, SSL21083, and SSL2109 non-dimmable buck converter in low ripple configurations
[2] AN11263 - 230 V (AC) mains dimmable LED driver using the SSL2129AT or SSL21084AT

## 15. Revision history

Table 8. Revision history

| Document ID | Release date | Data sheet status | Change notice | Supersedes |
| :--- | :---: | :--- | :--- | :--- | :--- |
| SSL21082AT v.6 | 20131003 | Product data sheet | - | SSL21082_SSL21084 v.5 |
| Modifications: | - Text and drawings have been updated throughout the data sheet. |  |  |  |
| SSL21082_SSL21084 v.5 | 20121214 | Product data sheet | - | SSL2108_SER v.4 |
| SSL2108_SER v.4 | 20120508 | Product data sheet | - | SSL21081T_2T_3T_4T v.3.1 |
| SSL21081T_2T_3T_4T v.3.1 | 20120222 | Product data sheet | - | SSL21081T_2T_3T_4T v.3 |
| SSL21081T_2T_3T_4T v.3 | 20120214 | Product data sheet | - | SSL21081T_2T_3T_4T v.2 |
| SSL21081T_2T_3T_4T v.2 | 20111206 | Preliminary data sheet | - | SSL2108X v.1 |
| SSL2108X v.1 | 20110909 | Preliminary data sheet | - | - |

## 16. Legal information

### 16.1 Data sheet status

| Document status $\underline{[1][2]}$ | Product status $[3]$ | Definition |
| :--- | :--- | :--- |
| Objective [short] data sheet | Development | This document contains data from the objective specification for product development. |
| Preliminary [short] data sheet | Qualification | This document contains data from the preliminary specification. |
| Product [short] data sheet | Production | This document contains the product specification. |

[1] Please consult the most recently issued document before initiating or completing a design.
[2] The term 'short data sheet' is explained in section "Definitions".
[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com

### 16.2 Definitions

Draft - The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet - A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.
Product specification - The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

### 16.3 Disclaimers

Limited warranty and liability - Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.
Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of NXP Semiconductors.
Right to make changes - NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use - NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications - Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.
NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Limiting values - Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.
Terms and conditions of commercial sale - NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.
No offer to sell or license - Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

Export control - This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Quick reference data - The Quick reference data is an extract of the product data given in the Limiting values and Characteristics sections of this document, and as such is not complete, exhaustive or legally binding.
Non-automotive qualified products - Unless this data sheet expressly states that this specific NXP Semiconductors product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. NXP Semiconductors accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications.

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without NXP Semiconductors' warranty of the product for such automotive applications, use and specifications, and (b)
whenever customer uses the product for automotive applications beyond NXP Semiconductors' specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies NXP Semiconductors for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond NXP Semiconductors' standard warranty and NXP Semiconductors' product specifications.

Translations - A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

### 16.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.
GreenChip - is a trademark of NXP B.V.

## 17. Contact information

For more information, please visit: http://www.nxp.com
For sales office addresses, please send an email to: salesaddresses@nxp.com

## 18. Contents

1 General description ..... 1
2 Features and benefits ..... 2
3 Applications ..... 2
4 Quick reference data ..... 3
5 Ordering information. ..... 3
6 Block diagram ..... 4
7 Pinning information .....  5
7.1 Pinning ..... 5
7.2 Pin description ..... 5
8 Functional description ..... 6
8.1 Introduction ..... 6
8.2 Converter operation ..... 6
8.3 Valley detection ..... 7
8.4 Protective features ..... 8
8.4.1 UnderVoltage LockOut (UVLO) ..... 8
8.4.2 Leading-Edge Blanking (LEB) ..... 8
8.4.3 OverCurrent Protection (OCP) ..... 8
8.4.4 OverTemperature Protection (OTP) .....  8
8.4.5 Brownout protection ..... 9
8.4.6 $\mathrm{t}_{\mathrm{on}}$ control ..... 9
8.4.7 Output Short-circuit Protection (OSP). ..... 9
8.5 VCC supply. ..... 10
8.5.1 VCC regulator ..... 10
8.6 DVDT pin supply (dV/dt) ..... 10
8.7 NTC functionality and PWM dimming ..... 10
8.7.1 Soft-start function ..... 11
8.8 Heat sink ..... 12
9 Limiting values ..... 13
10 Thermal characteristics ..... 14
11 Characteristics ..... 14
12 Package outline ..... 16
13 Abbreviations ..... 17
14 References ..... 17
15 Revision history ..... 18
16 Legal information. ..... 19
16.1 Data sheet status ..... 19
16.2 Definitions. ..... 19
16.3 Disclaimers ..... 19
16.4 Trademarks ..... 20
17 Contact information ..... 20
18 Contents ..... 21

